timing_model¶
Timing model package for FABulous.
This package provides classes and functions for generating and analyzing timing graphs from Verilog RTL and gate-level netlists.
The main purpose is to provide an interface to generate the delays between PIPs and BELs in the FPGA fabric.